Degradation of device under substrate hot-electron (SHE) and constant voltage direct-tunnelling (CVDT) stresses
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Aggressive scaling down of device dimensions in CMOS Technology has led to the gate oxide becoming extremely thin.
Gate oxide degradation and breakdown (BD) are critical problems for main VLSI technologies such as complementary metaloxide-semiconductor (CMOS) logics and semiconductor nonvolatile memories (NVM). In order to meet future needs of dielectric reliability assurance, a good physical understanding of thin and ultra-thin oxide breakdown at low voltages is required. As the oxide thickness becomes only a few nanometres in the CMOS process now, the stress induced leakage current (SILC) attracts more attention especially for ultrathin gate oxide with the higher gate leakage current and with the increasing power consumption. [1] The measurement of SILC has been suggested as a better method to measure the degradation which finally causes the breakdown of the oxide. [2−5] So far the oxide breakdown has been investigated using the FN tunnelling injection technique and SHE injection technique. [6−8] In this Letter, the degradation of device under constant voltage direct-tunnelling (CVDT) and substrate hot-electron (SHE) stresses is presented using NMOSFET with 1.4 nm gate oxides. We mainly focus on the study on SILC and breakdown of ultrathin-gate-oxide under these two stresses. We discuss the mechanism of breakdown under these two stresses and demonstrate that the oxide damaged by hot electrons shows different breakdown characteristics compared with the case DT stress experiments.
The devices used in this study are LDDNMOSFETs, fabricated in a standard 90 nm CMOS technology. The LDD NMOSFET is a surface device with an N + poly-Si gate. The gate oxide thickness T ox of the device is 1.4 nm with decoupled-plasmanitridation (DPN) processing. The devices have a channel length of 10 μm, width of 4 μm. Both DT and SHE stress experiments were carried out using NMOSFETs with gate oxide thickness of 1.4 nm. The DT injection setup is shown in Fig. 1(a) . A high positive gate voltage was applied, while the source and drain electrodes were grounded. The gate voltage range is lower than 3 V, where only direct tunnelling occurs. The SHE injection setup is shown in Fig. 1(b) . A high substrate bias voltage provided a high electric field in the depletion region to cause avalanche multiplication of carriers. The generated electrons were accelerated in the depletion region and some were injected into the oxide upon reaching the interface if they gained sufficient energy from the electric field. During SHE injection, the gate voltage was kept constant to form an inversion layer in the channel, while the source and drain electrodes were grounded to draw the minority electrons collected at the interface toward the circuit. All measurements were made with an Agilent B1500A semiconductor parameter analyser. Stress was interrupted at regular intervals and device parameters were measured. The SILC were characterized by measuring the I − t (gate current-stress time) characteristics at constant, low and pretunnelling voltages at regular intervals. All experiments are performed at room temperature.
Firstly, we study the degradation of device under CVDT stress in NMOSFET. The DT injection is strongly dependent on the gate voltage. When the gate voltage is relatively small, the degradation of device is not serious. A 2.6 V gate voltage was exerted on the device for 25000 s, but we did not find the breakdown phenomenon. Figure 2 shows the time dependence of degradation of device parameters in NMOS-FET under 2.6 V gate bias direct tunnelling stress. V th in the NMOSFET increases towards positive direction, but I dsat in the NMOSFET decreases with stress time. It is clearly seen that the degradation of I dsat is more serious than that of V th . Figure 3 shows the time evolution of SILC under 2.6 V gate bias DT stress on NMOSFET at different measured voltages. SILC in the NMOSFET increases towards positive direction. The relationship between SILC and stress time shows a perfect linearity at different measured voltages in the log-log scale as shown. As can be seen from Fig. 3 , SILC is strongly dependent on the measured gate voltage. The higher the measured gate voltage, the less serious the degradation of the gate current. When the gate voltage is relatively high, the degradation of device is more serious. A 2.9 V gate voltage was exerted on the device for 14000 s, we find the breakdown phenomenon. Figure 4 shows the time dependence of gate current under 2.9 V gate bias DT stress on NMOSFET in the log-log scale. It is clearly seen that several soft breakdown events occur during 2.9 V gate bias direct tunnelling stress. Figure 5 shows the time dependence of degradation of device parameters in NMOSFET under 2.9 V direct tunnelling stress. The degradation of I dsat is also more serious than that of V th . The degradation of I dsat and that of V th are all relatively large.
During DT stress, electrons from inverted channel can emit toward gate oxide through direct tunnelling. A fraction of the injected electrons arriving at anode (the polysilicon gate) lose their energy by creating electron-hole pairs in the valence band of the polysilicon gate via impact ionization. These holes tunnel back into the oxide layer and are transported towards the cathode. Some of the injected holes get trapped near the gate/oxide interface and become a part of oxide trapped positive charges. The oxide trapped charges and interface traps can cause the degradation of device parameter. Meanwhile, during the measurement of SILC, the oxide trapped positive charges near the gate/oxide interface help electrons to tunnel through the oxide by causing a barrier height lowering and enhancing the electric field in the oxide. Thus SILC increases with stress time during DT stress. However, those trapped holes can transport towards the cathode and hole direct tunnelling can also take place. When the stress gate voltage is relatively small, electron direct tunnelling is dominant. When the stress gate voltage is relatively high, hole direct tunnelling will play a more important role and breakdown can be easily caused. Secondly, we study the degradation of device under SHE stress in NMOSFET. Figure 6 shows the time dependence of degradation of device parameters in NMOSFET under SHE stress before breakdown. V th in the NMOSFET increases towards positive direction, but I dsat decreases with stress time. The degradation of I dsat is more serious than that of V th . Figure  7 shows the time evolution of SILC under SHE stress on NMOSFET at different measured voltages before breakdown. The gate current I g in the SHE injection decreases as the stress time. SILC is related with the measured gate voltage. The higher the measured gate voltage, the less serious the degradation of the gate current. Figure 8 shows the time dependence of gate current during SHE stress under a constant measuring gate-bias voltage. The gate current I g in the SHE injection decreases as the stress time increases and breakdown occurs suddenly. The time to breakdown decreases with the substrate voltage increases. The gate current in the SHE-injection method is controlled primarily by the substrate bias. This is because only the hot electrons with kinetic energy above the Si/SiO 2 interfacial barrier are injected into the gate oxide. The injection rate of the hot carriers primarily depends on the substrate bias. In SHE injection, there is a strong relationship between the average of electrons reaching the Si/SiO 2 interface and the substrate bias. Figure 9 shows the threshold voltage shift versus the stress time with the substrate-bias voltage as a parameter. Regardless of the substrate-bias voltage during the stressing, all the oxides broke down when the threshold voltage shift reached only about 2%. In addition, the degradation of SILC is small before breakdown as shown in Fig. 8 . This indicates that the critical density of electron trapping which induces breakdown becomes small in such ultra-thin oxide.
High-energy electrons inject into the oxide and some are trapped in the oxide and become oxide trapped negative charges during SHE stress. During the measurement of SILC, the oxide trapped negative charges prevent electrons to tunnel through the oxide by enhancing the barrier height and lowering the electric field in the oxide. Thus SILC decreases with stress time during SHE stress. Electrons trapped in hot-electron injection cause defects increasing with the stress time, and a critical density of traps is needed to cause breakdown. According to the above experimental result, we can conclude that the SILC and breakdown during CVDT stress are different from that during SHE stress. During DT stress, SILC increases with stress time and several soft breakdown events occur, the degradation of device parameters is relatively large before breakdown. During SHE stress, SILC firstly decreases with stress time and suddenly jumps to a high level, No soft breakdown event is observed, the degradation of device parameters is relatively small before breakdown. It is also evident that the breakdown phenomenon in such ultra-thin oxide is different from that in relatively thick oxide. It is necessary for us to give a good understanding about the breakdown phenomenon.
For DT injection, several soft breakdown events occur. Some models have been presented to investigate the soft breakdown or quasi-breakdown (QB), among which localize physically damaged region (LPDR) model, percolation path model are the most popular. [9−12] Loh et al. [13] have presented a localized trap region (LTR) model and claimed that positive hole trapping at the anode plays an important role in QB. In this work, we can use the LTR model to investigate the soft breakdown in DT tunnelling injection. In the early stage of DT injection, electron direct tunnelling from inverted channel is dominant in NMOSFET. A fraction of the injected electrons while arriving at anode (the polysilicon gate) lose their energy by creating electron-hole pairs in the valence band of the polysilicon gate via impact ionization. These holes tunnel back into the oxide layer and are transported towards the cathode. Some of the injected holes get trapped near the gate/oxide interface. When the number of trapped holes reaches a critical amount near the anode interface, the LTR is formed as illustrated in Fig. 10(a) and soft breakdown occurs. Within the LTR, its band gap is not equal to that of the oxide due to the high number of trapped holes present which causes it to lose its dielectric property. The magnitude of this band gap narrowing within the LTR depends on the density of trapped holes above the critical level for LTR formation. Due to the low mobility of holes, it is speculated that more holes will be trapped near the anode resulting in a tapered band gap narrowing within the LTR as shown in Figs. 10(a) and 10(b). With prolonged electrical stress, the hole direct tunnelling current becomes more and more important. With continual stressing after soft breakdown, the LTR may extend the entire length of the gate oxide, linking both the anode and cathode. Finally the hard breakdown occurs.
For SHE injection, no soft breakdown event is observed. Umeda and Taniguchi have found that quasioxide breakdowns of the gate oxide occur during SHE stress. [8] The devices used in their study were NMOSFETs with 6nm thick gate oxide. In this work, the devices we used were NMOSFETs with only 1.4-nm-thick gate oxide. During SHE injection, highenergy electrons were injected into the oxide collide with the oxide network. This creates defects and some of the defects act as electron-trapping sites. The number of electrons trapped in hot-electron injection induced defects to increase with the stress time, and a critical density of traps is needed to cause breakdown regardless of the substrate-bias voltage. Due to the devices we used is very thin, the critical density of traps needed to cause breakdown is very small as shown in Fig. 9 . When the trapped-electron density reaches a certain critical value, there will be a chain of trapped electrons extending to both ends of the oxide formed. Finally the hard breakdown occurs.
In summary, the degradation of device under substrate hot-electron (SHE) and constant voltage directtunnelling (CVDT) stressesare studied using NMOS-FET with 1.4-nm gate oxides. We focus on SILC and breakdown of ultra-thin-gate-oxide under these two stresses. We discuss the mechanism of breakdown under these two stresses and demonstrate that the oxide damaged by hot electrons shows different breakdown characteristics. Several soft breakdown events occur during DT stress, but no soft breakdown event is observed during SHE stress. It is clear that the mechanism of breakdown under CVDT stress is different from that under SHE stress. For DT injection, the positive hole trapping in the oxide and hole directtunnelling play important roles in the breakdown. For SHE injection, it is because that injected hot electrons accelerate the formation of defects and these defects formed by hot electrons induce breakdown.
